



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/865,873	05/25/2001	Cheng-Liang Ding	263/225	5100

34313 7590 10/01/2004

ORRICK, HERRINGTON & SUTCLIFFE, LLP
4 PARK PLAZA
SUITE 1600
IRVINE, CA 92614-2558

EXAMINER

SHARON, AYAL I

ART UNIT

PAPER NUMBER

2123

DATE MAILED: 10/01/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/865,873	DING ET AL.	
	Examiner	Art Unit	
	Ayal I Sharon	2123	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
 - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
 - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
 - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 25 May 2001.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-7 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-7 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 25 May 2001 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date <u>5/25/2001</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Introduction

1. Claims 1-7 of U.S. Application 09/865,873 filed on 05/25/2001 are presented for examination.

Drawings

2. This application has been filed with informal drawings which are acceptable for examination purposes only. Formal drawings will be required when the application is allowed. Figures 1-4 contain hand-written text.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. The prior art used for these rejections is as follows:
5. Wang et al., U.S. Patent 6,446,249. (Henceforth referred to as "Wang").

6. The claim rejections are hereby summarized for Applicant's convenience. The detailed rejections follow.

7. Claims 1-7 are rejected under 35 U.S.C. 102(e) as being anticipated by Wang.

8. In regards to Claim 1, Wang teaches the following limitations:

1. A method of compiling a netlist description of a logic design for programming into a hardware logic emulation system, the netlist description comprising combinational logic gates, sequential logic gates, data paths and clock paths, the sequential logic gates comprising flip-flops and latches, each of the flip-flops comprising a data input, a clock inputs and an output, the method comprising:

compiling the netlist description to create an emulation netlist, said compiling step comprising:

(Wang, especially: col.2, lines 1-9 and col.3, lines 13-30)

identifying every flip-flop in the emulation netlist;

(Wang, especially: col.3, lines 13-30 "The improved circuit has a logic element having a RAM, lookup table, optional delay element and flip flop /latch.")

changing the emulation netlist such that an adjustable delay element is disposed at the data input of each of the flip-flops of the netlist description; and

(Wang, especially: See Fig.11, Item 114; and Abstract, lines 4-8; and col.9, lines 24-25 "... an optional delay element 116 and a programmable flip-flop/latch 140)

after said compiling step, setting a delay for said adjustable delay element to a value that eliminates the possibility of a hold time violation.

(Wang, especially: col.11, lines 45-50 - "A hold time violation may be alleviated by adding the delay at the data path source, by extending the clock CK 114 to output Q 120 time of the previous stat's flip/flop latch 140 ...

and col.13, lines 47-54 - "... it delays the data output slightly to help compensate for clock skew ... thus ensuring hold time.")

col.13, lines 12-20 "... By adjusting the amount of delay introduced by delay element 116, the system can relieve the hold time requirement on the flip-flop/latch 140, allowing the input signal to change earlier without causing a hold time violation.")

9. In regards to Claim 2, Wang teaches the following limitations:

2. The method of claim 1 wherein said adjustable delay comprises a first flip-flop and a second flip flop,

Art Unit: 2123

(Wang, especially: col.13, lines 12-20 "One example embodiment of the delay element 116 is a pair of edge-triggered flip-flops connected in series and clocked by the FAST clock 112 ... By adjusting the amount of delay introduced by delay element 116, the system can relieve the hold time requirement on the flip-flop/latch 140, allowing the input signal to change earlier without causing a hold time violation.")

wherein said first flip-flop has an input, an output and a clock input,
(Wang, especially: col.13, lines 12-20 "...a pair of edge-triggered flip-flops connected in series and clocked by the FAST clock 112 ...")

said second flip-flop has an input, an output and a clock input,
(Wang, especially: col.13, lines 12-20 "...a pair of edge-triggered flip-flops connected in series and clocked by the FAST clock 112 ...")

said output of said first flip-flop in communication with said input of said second flip-flop.
(Wang, especially: col.13, lines 12-20 "...a pair of edge-triggered flip-flops connected in series and clocked by the FAST clock 112 ...")

10. In regards to Claim 3, Wang teaches the following limitations:

3. The method of claim 2 wherein said delay is established in said adjustable delay element by varying frequencies input to said clock input on said first flip-flop and to said clock input on said second flip-flop.

(Wang, especially: col.13, lines 12-20 "... By adjusting the amount of delay introduced by delay element 116, the system can relieve the hold time requirement on the flip-flop/latch 140, allowing the input signal to change earlier without causing a hold time violation.")

11. In regards to Claim 4, Wang teaches the following limitations:

4. A method processing a netlist description of a logic design for programming into an emulation system that eliminates hold time violations, the netlist description comprising combinational logic gates, sequential logic gates, data paths and clock paths, the sequential logic gates comprising flip-flops and latches, each of the flip-flops comprising a data input, a clock inputs and an output, the emulation system comprised of programmable logic chips interconnected together, the method comprising:

compiling the netlist description to create an emulation netlist, said compiling step comprising inserting an adjustable delay element at the data input of each of the flip-flops of the netlist description;

(Wang, especially: col.2, lines 1-9 and col.3, lines 13-30)

calculating data path delay time and clock path delay time, the clock paths and data paths may be passing through multiple of the programmable logic chips;
(Wang, especially: col.13, lines 35-40. "The FAST clock 112 is used to clock the delay element 116 so that the delay introduced by the delay element 116 can be

precisely controlled. The FAST clock 112 is also used to clock the timing correction logic 298 (see Figs. 15, 21) in the flip/flop latch.")

calculating clock skew value between a pair of flip-flops; and
(Wang, especially: col.13, lines 47-54. "... it delays the data output slightly to help compensate for clock skew to any subsequent flip flop stages in the emulated circuit, thus ensuring hold time.")

setting a delay value for said adjustable delay element that makes said data path delay greater than said clock skew.
(Wang, especially: col.13, lines 47-54. "... it delays the data output slightly to help compensate for clock skew to any subsequent flip flop stages in the emulated circuit, thus ensuring hold time.")

12. In regards to Claim 5, Wang teaches the following limitations:

5. The method of claim 4 wherein said adjustable delay comprises a first flip-flop and a second flip flop,
(Wang, especially: col.13, lines 12-20 "One example embodiment of the delay element 116 is a pair of edge-triggered flip-flops connected in series and clocked by the FAST clock 112 ... By adjusting the amount of delay introduced by delay element 116, the system can relieve the hold time requirement on the flip-flop/latch 140, allowing the input signal to change earlier without causing a hold time violation.")

wherein said first flip-flop has an input, an output and a clock input,
(Wang, especially: col.13, lines 12-20 "...a pair of edge-triggered flip-flops connected in series and clocked by the FAST clock 112 ...")

said second flip-flop has an input, an output and a clock input,
(Wang, especially: col.13, lines 12-20 "...a pair of edge-triggered flip-flops connected in series and clocked by the FAST clock 112 ...")

said output of said first flip-flop in communication with said input of said second flip-flop.
(Wang, especially: col.13, lines 12-20 "...a pair of edge-triggered flip-flops connected in series and clocked by the FAST clock 112 ...")

13. In regards to Claim 6, Wang teaches the following limitations:

6. The method of claim 5 wherein said delay is established in said adjustable delay element by varying frequencies input to said clock input on said first flip-flop and to said clock input on said second flip-flop.
(Wang, especially: col.13, lines 12-20 "... By adjusting the amount of delay introduced by delay element 116, the system can relieve the hold time requirement on the flip-flop/latch 140, allowing the input signal to change earlier without causing a hold time violation.")

14. In regards to Claim 7, Wang teaches the following limitations:

7. The method of claim 4 further comprising removing selected ones of said adjustable delay elements from the netlist description where said data path delay already greater than said clock skew without setting said delay value.
(Wang, especially: col.13, lines 47-54. "... it delays the data output slightly to help compensate for clock skew to any subsequent flip flop stages in the emulated circuit, thus ensuring hold time.")

Conclusion

15. Examiner notes that the circuit in Wang's Fig.11 is identical to the circuit in Applicants' Fig.3. Therefore, the behaviors of the circuit in Wang's Fig.11 is inherently identical to the circuit in Applicants' Fig.3

Correspondence Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ayal I. Sharon whose telephone numbers are (703) 306-0297 [*Before Oct. 25, 2004*] and (571) 272-3714 [*After Oct. 25, 2004*]. The examiner can normally be reached on Monday through Thursday, and the first Friday of a biweek, 8:30 am – 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kevin Teska can be reached at (703) 305-9704 [*Before Oct. 25, 2004*] and (571) 272-3716 [*After Oct. 25, 2004*].

Any response to this office action should be faxed to (703) 872-9306 or mailed to:

Director of Patents and Trademarks
Washington, DC 20231


Art Unit: 2123

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Tech Center 2100 Receptionist, whose telephone number is (703) 305-3900 *[Before Oct. 25, 2004]* or (571) 272-2100 *[After Oct. 25, 2004]*.

Ayal I. Sharon

Art Unit 2123

September 27, 2004



KEVIN J. TESKA
SUPERVISORY
PATENT EXAMINER